Mirrors/asmjit
1
0
Fork 0
mirror of https://github.com/asmjit/asmjit.git synced 2025-12-17 12:34:35 +03:00
Code Issues Packages Projects Releases Wiki Activity

[bug] Fixed encoding of vmovd and vmovq instructions

Browse Source
This commit is contained in:
kobalicek
2017-02-16 02:31:08 +01:00
parent 8c86004d7f
commit c8c16f3366
1 changed files with 37 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

42
src/asmjit/x86/x86assembler.cpp
View File

@@ -2892,23 +2892,55 @@ CaseVexRvm_R:
if (isign3 == ENC_OPS2(Reg, Reg)) { if (isign3 == ENC_OPS2(Reg, Reg)) {
if (X86Reg::isGp(o0)) { if (X86Reg::isGp(o0)) {
opCode = commonData->getAltOpCode(); opCode = commonData->getAltOpCode();
ADD_REX_W_BY_SIZE(o0.getSize());
opReg = o1.getId(); opReg = o1.getId();
rbReg = o0.getId(); rbReg = o0.getId();
goto EmitVexEvexR; goto EmitVexEvexR;
} }
if (X86Reg::isGp(o1)) { if (X86Reg::isGp(o1)) {
ADD_REX_W_BY_SIZE(o1.getSize());
opReg = o0.getId();
rbReg = o1.getId();
goto EmitVexEvexR;
}
// If this is a 'W' version (movq) then allow also vmovq 'xmm|xmm' form.
if (opCode & X86Inst::kOpCode_EW) {
opCode &= ~(X86Inst::kOpCode_PP_VEXMask | X86Inst::kOpCode_MM_Mask | 0xFF);
opCode |= (X86Inst::kOpCode_PP_F3 | X86Inst::kOpCode_MM_0F | 0x7E);
opReg = o0.getId(); opReg = o0.getId();
rbReg = o1.getId(); rbReg = o1.getId();
goto EmitVexEvexR; goto EmitVexEvexR;
} }
} }
// If this is a 'W' version (movq) then allow also vmovq 'xmm|xmm' form. if (isign3 == ENC_OPS2(Reg, Mem)) {
if (opCode & X86Inst::kOpCode_EW) if (opCode & X86Inst::kOpCode_EW) {
goto CaseVexRmMr; opCode &= ~(X86Inst::kOpCode_PP_VEXMask | X86Inst::kOpCode_MM_Mask | 0xFF);
else opCode |= (X86Inst::kOpCode_PP_F3 | X86Inst::kOpCode_MM_0F | 0x7E);
goto CaseVexRmMr_AfterRegReg; }
opReg = o0.getId();
rmRel = &o1;
goto EmitVexEvexM;
}
// The following instruction uses the secondary opcode.
opCode = commonData->getAltOpCode();
if (isign3 == ENC_OPS2(Mem, Reg)) {
if (opCode & X86Inst::kOpCode_EW) {
opCode &= ~(X86Inst::kOpCode_PP_VEXMask | X86Inst::kOpCode_MM_Mask | 0xFF);
opCode |= (X86Inst::kOpCode_PP_66 | X86Inst::kOpCode_MM_0F | 0xD6);
}
opReg = o1.getId();
rmRel = &o0;
goto EmitVexEvexM;
}
break;
case X86Inst::kEncodingVexRmMr_Lx: case X86Inst::kEncodingVexRmMr_Lx:
opCode |= x86OpCodeLBySize(o0.getSize() | o1.getSize()); opCode |= x86OpCodeLBySize(o0.getSize() | o1.getSize());